Abstract. Reconfigurable chips are fabricated with redundant elements that can be used to replace the faulty elements. The fault cover problem consists of finding an assignment of redundant elements to the faulty elements such that all of the faults are repaired. In reconfigurable chips that consist of arrays of elements, redundant elements are configured as spare rows and spare columns.
1. Introduction. As chip density increases, the likelihood of fabrication defects on chips also increases. Maintaining an acceptable yield in chip production requires the capability to repair defective chips. To this end, reconfigurable chips are fabricated with redundant elements that can be used to replace faulty elements. The fault cover problem consists of finding an assignment of redundant elements to the faulty elements such that all of the faulty elements are replaced.
For reconfigurable chips that consist of arrays of elements, redundant elements are configured as spare rows and spare columns 15 ]. Examples ofsuch reconfigurable arrays include not only arrays of memory elements [19] , but also arrays of processors [1 1], 14 ]. A line refers to a row or column of an array. In a reconfigurable array, each spare line can be activated by programming selection circuitry after fabrication to effectively replace lines containing faulty elements. The fault cover problem seeks an assignment of the spare lines to the array such that all of the faulty elements are repaired. The set of replaced lines is referred to as a cover.
In the model studied previously 8 ], 12 ], a row that contains faulty elements can be replaced by any spare row, and a column that contains faulty elements can be replaced by any spare column. An example of this model is shown in Fig. l , in which 's indicate faulty elements. Assigning spare rows to rows and 4 and spare columns to columns 2 and 6, marked with arrows, represents one possible repair solution for this array. The fault cover problem for this type of reconfigurable array is NP-complete [12] . Several algorithms, including exhaustive approaches and heuristics, have been developed for this problem [3] , [4] , [7] , [12] , [18] , [19] .
The situation in which a particular row (column) can be replaced only by a member of a proper subset of the spare rows (columns) arises when the elements in the array are not all identical. For example, consider the array shown in Fig. 2 In other words, the set of spare rows is identical to the set of rows in the array, and the set of spare columns is identical to the set of columns in the array. When the chip contains a single array of elements, the problem of repairing faults is trivial. In fact, each fault can be covered in either of two ways, with a spare row or with a spare column. When the chip contains multiple copies of an array, however, repairing the chip reduces to finding a cover for the faults in each of the arrays. Figure  3 shows three copies of an array whose faults must be covered by lines from one set of spare rows and one set of spare columns. A spare line can be assigned to only one of the three arrays; that is, the three covers for the arrays must be disjoint.
To formulate the problem of finding disjoint covers for replicated heterogeneous arrays, we model each array as a (0, )-matrix, a 0 indicating a nonfaulty element and a indicating a faulty element. Figure 4 shows an instance of the problem for the arrays depicted in Fig. 3 . Each of the arrays contains two faulty elements. One solution to the cover problem, indicated with arrows, is the following: spare columns and 2 are assigned to array 1; spare row 2 is assigned to array 2; spare column 4 is assigned to array 3. The covers are disjoint and all of the faults are covered.
In this paper, we present results for three fault cover problems for reconfigurable arrays in which the use of spare lines is constrained in the manner described above. These problems are the feasibility problem, the disjoint minimum cover problem, and the multiple spare arrayproblem. In the first two problems, the chip is assumed to comprise replicates of an array and one set each of spare rows and columns. The feasibility problem asks whether or not the chip can be repaired; the disjoint minimum cover problem seeks a feasible solution but with the stipulation that the individual cover of each array be minimum, that is, consisting of a minimum number of spare lines. In 2 and 3, respectively, we show that these problems can be solved in polynomial time. The multiple spare array problem is a generalization of the feasibility problem in which more than two arrays of spares are available for use in coveting faults. In 4, we show that the multiple spare array problem is NP-complete. In 5, we briefly discuss other potential applications for our fault cover model, and in 6 we summarize our results. 2. Feasible disjoint covers. Given copies of an R C array, each containing zero or more faulty elements, an array of R spare rows and an array of C spare columns, the feasibility problem seeks an assignment of the spare lines to the arrays such that all faults are covered and no spare line is assigned to more than one array. The ith spare row may only be assigned to cover the ith row of an array, and the jth spare column may only be assigned to cover the jth column. To solve the feasibility problem, we show that the problem can be formulated as a multigraph coloring problem. This problem in turn can be reduced to the 2-satisfiability (2SAT) problem in which, given a set U of Boolean variables and a conjunction of 2- Figure 5 shows the multigraph corresponding to the arrays and their faults shown in Fig. 4 As an example, we give the 2SAT formulation for the set of arrays shown in Fig. 4 . Using the numbering of the vertices in Fig. 5 , the conjunction of clauses is: (gl X/g4)/X (2 X/g3)/X (g2 X/g4)/ (s4 x/ss)/X (s4 X/s6). An example of a satisfying truth assignment is constructed by setting s3 and s4 to be true and setting s, s2, ss, and s6 to be false. 3 . Disjoint minimum covers. The disjoint minimum cover problem seeks a feasible solution to the fault cover problem, with the stipulation that the individual cover of each array be minimum. Finding minimum covers is one way to reduce the cost of repairing the chip 3 ]. To show that the disjoint minimum cover problem can be solved in polynomial time, we must first provide some background results. A minimum cover of a (0, )-matrix is a minimum set of lines that contain all the l's. The problem may be represented by a graph. For a given (0, )-matrix, we construct a bipartite graph G, which consists of two sets of vertices, X and Y, and a set of edges E. For each row ri of the matrix there is a vertex Xri X. For each column c of the matrix there is a vertex y e Y. There is an edge between vertices Xr and y, if there is a in position (r, c) in the matrix. This construction is illustrated in Fig. 6 . A cover of G is a set of vertices K X LI Y such that every e e E is adjacent to some vertex k e K.
A matching in a graph is a subset ofthe edges such that no two edges in the matching have a common endpoint. A maximum matching is a matching ofmaximum cardinality. The bold edges in Fig. 6 constitute a maximum matching. Given a graph G and a matching in G, a vertex is said to be matched if it is adjacent to an edge in the matching; otherwise, Ak is covered by its row ri or its column cj, so its corresponding clause (ri,k X/ Ci,k) must be true. Since each spare row ri can be assigned to at most one cover, every clause (?i, X/ k-;,z) must be true. Since each spare column cj can be assigned to at most one cover, every clause ?j,k X/ ?j,t) must be true. By Lemma 1, we know that, for each edge in a matching M, exactly one of its endpoints must be included in a minimum cover of Gk. Therefore, every clause (?;,k V ?j,k) must be true. Finally, by Lemma 2, an unmatched vertex in a bipartite graph G cannot be in a minimum cover of Gk, so all 1-clauses must be true. Hence, using the truth assignment above, the conjunction ofclauses is true.
Conversely, assume the conjunction is satisfiable. Then there exists a truth assignment that forces every clause to be true. For each true variable ri,k, include spare row ri in cover Kk. For each true variable cj.,l, include spare column cj in cover K. The clauses from step imply that each is covered. The clauses from step 2 imply that the covers are disjoint. The clauses from steps 3 and 4 imply that the covers are minimum.
[]
We omit the details of the conjunction for the example shown in Fig. 4 . We note, however, that while there exists a solution to the feasibility problem for this example, there does not exist a set of disjoint minimum coverings for the three arrays shown. Such a set could involve no more than three spare lines, but the faults in the arrays cannot be covered with fewer than four. 4 . Disjoint covers using multiple spare arrays. The multiple spare array problem is an extension of the feasibility problem discussed in 2 to include the case in which the chip contains more than one set of spare rows, more than one set of spare columns, or both. Multiple sets ofspares offer potential increases in chip yield because more defects can be successfully covered. Of course, the increase in yield must be balanced against the increase in fabrication and materials costs accompanying the use ofadditional spares.
The multiple spare array problem can be stated as follows: Given (0, )-arrays of R rows and C columns each, SR R C arrays of spare rows and SC R C arrays of spare columns, the problem is to find an assignment of the spares to the arrays such that all the ones in the arrays are covered. An example of the multiple spare array problem, in which SR 2 and SC 1, is depicted in Fig. 7 . Unfortunately, finding such disjoint covers is much more difficult than is the original problem, in which SR SC 1.
THEOREM 4. The multiple spare array problem is NP-complete.
Proof. The problem is in NP because we can guess an assignment of the spares to the arrays and check in polynomial time whether or not all the faulty elements are covered. Next, we want to use a reduction from a known NP-complete problem to the multiple spare array problem to show that the latter is NP-complete. Our reduction is [] Although chip yield may be increased with the use of multiple sets of spares, our NP-completeness result implies that heuristic algorithms are likely to be the only viable approach to the problem. The investigation of such heuristics is a potential area for future research.
5. Other fault cover applications. The results presented here have potential application in two other VLSI contexts. First, as the density of reconfigurable arrays continues to increase, with a corresponding increase in the number of elements in the arrays, repairing a chip will require a larger number of spare lines. Often, however, an individual row or column contains only a small number of faulty elements [! 7 ]. This implies that, for a reconfiguration method such as shown in Fig. 1 , in which entire rows or columns are replaced, the spare elements will be used inefficiently because most of them will replace correctly functioning elements. The number of such wasted redundant elements increases as the size of the array increases and limits the number of chips that can be repaired.
One way to increase efficiency in the use of spares, and thus increase yield, is to replace the single large array with an array of smaller subarrays. The redundant elements are arranged such that rows and columns of individual subarrays may be replaced, independent of other subarrays, achieving the desired higher efficiency. Allocating spare lines for each subarray may be expensive. Alternatively, allowing a spare line to be used anywhere on the chip is not an attractive solution because the cost of wiring and the size of programmable decoders increases with the partitioning of the array. A compromise solution, used in [9 ] , [16 ] , is to limit the number of subarrays to which a particular spare line may be assigned. Figure 8 shows how our model may be used in this manner. The array has been partitioned into 16 subarrays. The spare elements have been arranged as one array of spare rows and one array of spare columns.
Another potential application of our model stems from recent interest in threedimensional VLSI design [1 ] . Consider the situation depicted in Fig. 9 , in which eight arrays are sandwiched between an array of spare rows and an array of spare columns. Arranging redundant elements in this manner, and requiting that a spare row be used to replace only one of the rows directly below it, and that a spare column be used to replace only a column directly above it, offers one way to reduce the circuit complexity in reconfigurable three-dimensional devices.
In both applications just described, the arrays may be homogeneous. Our model for heterogeneous arrays is applicable because it is assumed that the need to simplify wiring for reconfiguration imposes constraints on the use of spares. 6. Summary. We have presented results for a set of fault cover problems in replicated, heterogeneous arrays of elements. First, a polynomial-time solution was given for the problem of finding a set of disjoint covers, if one exists, for the arrays using one set of spare rows and one set of spare columns. Second, a polynomial-time algorithm was given to find a feasible set of disjoint covers such that each is minimum. Finally, the problem of finding a feasible solution when multiple sets of spare lines are available was shown to be NP-complete. We briefly discussed two other potential applications of this work. We are currently studying extensions of the problems discussed here.
